

# Status of the Silicon after Test Fest II

Reid Mumford

October 31, 2003

- Final installation of Silicon baggy ring complete
  - Probed 48 wedges at the CAEN connectors for possible Junction Card (JC) failures. None were found.
  - Wrapped and foamed two guinea pig layers on the West; SB0WAL1 and LB0W4L0.
  - Plug closed and (1st) cool down complete on 10/24/2003.
- Test Fest II took place from Friday 10/24 to Sunday 10/26.
- Some cooling problems Monday 10/27 during iFix Upgrade
- More cooling problems Wednesday 10/29 due to high energy collision w/ steel.

## Shutdown Fallout.

- A handful of bit errors requiring Rx swaps. Many of these have been swapped and are awaiting testing (most notably fib00).
- A couple of FIB swaps.
- Several new ladders that fail init but have good data (mostly in fib06)
- Most threatening loss **SB4W4L3**: Persistently trips. Up until now has been a perfect ladder. The loss of this ladder implies the loss of an SVT wedge. Still hoping to get it back.

## “Bias Unclear” Problem

- Test Fests check that each ladder is biased and giving good data.
- We compare noise in Biased vs. Unbiased SVX sensors to determine if the ladder is actually biased.
- This method does not work on the single-sided sensors.
- Several biased L00 and ISL ladders read zero current since we switched from  $50\mu\text{A}$  to 5mA ISET monitoring scale on CAEN supplies.

## Automated Bias Checkout

- We have found no ladders that read non-zero currents before the shutdown and now read zero.
- Would be nice to have an automated procedure for bias validation.
  - SvxMon
  - Chris Hill's method to see small change in Biased/Unbiased L00
  - List of L00 ladders expected to give zero current by extrapolating leakage current.
  - Bias On/Off D-Mode calibrations
- All this to avoid intrusive/time expensive CAEN cable probing.

## Conclusion

- We are coming out of the shutdown with no more than the normal rate of headaches and problems.
- We are back to 2 SRC running.
- We have been running SiliGuineaPig runs to exercise the DAQ and to validate 2 SRC running.
- We are developing a more automated procedure for checking the electrical integrity of the system.